Using Run-Time Reconfiguration for Fault Injection in Hardware Prototypes
نویسندگان
چکیده
The fault injection techniques have been recognized for a long time as necessary to validate the dependability of a system by analysing the behaviour of the devices when a fault occurs. Reconfigurable hardware is appropriate to implement and test prototypes by synthesizing descriptions in high-level languages such as VHDL. Run-Time Reconfiguration (RTR) is a wellknown technique that reconfigures hardware during execution of the application. RTR seems to be a suitable implementation technique to achieve efficient realisation of fault injecting systems as important timesavings should be achieved with this method.
منابع مشابه
Using run-time reconfiguration for fault injection applications
The probability of faults occurring in the field increases with the evolution of the CMOS technologies. It becomes, therefore, increasingly important to analyze the potential consequences of such faults on the applications. Fault injection techniques have been used for years to validate the dependability level of circuits and systems, and approaches have been proposed to analyze very early in t...
متن کاملTask-based Hardware Reconfiguration in Mobile Robots Using FPGAs
This paper presents a methodology for the realization of intelligent, task-based reconfiguration of the computational hardware for mobile robot applications. Task requirements are first partitioned into requirements on the system hardware and software. Architecture is proposed that enables these requirements to be addressed through appropriate hardware and software components. Hardware–software...
متن کاملFPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing
This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...
متن کاملFault Simulation Using Partially Reconfigurable Hardware
This paper presents a fault simulation algorithm that uses efficient partial reconfiguration of FPGAs. The methodology is particularly useful for evaluation of BIST effectiveness, and for applications in which multiple fault injection is mandatory, such as safety-critical applications. A novel fault collapsing methodology is proposed, which efficiently leads to the minimal stuck-at fault list a...
متن کاملA Novel Approach to FPGA-Based Hardware Fault Modeling and Simulation
The purpose of this work is to present a Hardware Fault Simulation (HFS) methodology and tool (fs), using partial reconfiguration, suitable for efficient fault modeling and simulation in FPGAs. The methodology is particularly useful for BIST effectiveness evaluation, and for applications in which multiple fault injection is mandatory, such as in safety-critical applications. A novel (CSA – Comb...
متن کامل